OSM Size-0 (Rev. 1.2) Pinout
SGeT Open Standard Module (OSM) V1.2 Size-0 (Zero, 30×15 mm) pinout specification with 188 LGA solder contacts for ultra-compact embedded IoT modules.
Aliase:OSM, Open Standard Module, OSM Size-0, OSM-0, OSM-0F, SGeT OSM, Size Zero
OSM Size-0 (30×15mm)
188 Pins
Pinout Table188
| Pin | Signal / Name | Type | Alternative Functions |
|---|---|---|---|
| A14 | UART_A_RX | Digital | Asynchronous serial data input port A (I CMOS, VCC_OUT_IO, PU/PD: 1.8V) |
| A15 | COM_AREA_01 | Digital | Antenna Ground |
| A16 | COM_AREA_02 | Digital | LINK LED Channel 1 (O OD CMOS, 3.3V) |
| A17 | COM_AREA_03 | Digital | Antenna Ground |
| A18 | COM_AREA_04 | Digital | SYNC Trigger Signal Channel 0 (O CMOS, 3.3V) |
| A19 | COM_AREA_05 | Digital | Antenna Ground |
| A20 | COM_AREA_06 | Digital | Antenna Auxiliary Signal |
| A21 | COM_AREA_07 | Digital | Antenna Ground |
| A22 | UART_C_RX | Digital | Asynchronous serial data input port C (I CMOS, VCC_OUT_IO, PU/PD: 1.8V) |
| B13 | UART_A_TX | Digital | Asynchronous serial data output port A (O CMOS, VCC_OUT_IO, PU/PD: 1.8V) |
| B15 | COM_AREA_08 | Digital | Antenna Ground |
| B16 | COM_AREA_09 | Digital | ACT LED Channel 1 (O OD CMOS, 3.3V) |
| B17 | COM_AREA_10 | Digital | Antenna Ground |
| B18 | COM_AREA_11 | Digital | SYNC Trigger Signal Channel 1 (O CMOS, 3.3V) |
| B19 | COM_AREA_12 | Digital | Antenna Ground |
| B20 | COM_AREA_13 | Digital | ACT LED Channel 0 (O OD CMOS, 3.3V) |
| B21 | COM_AREA_14 | Digital | Antenna Ground |
| B22 | Vendor Defined | Digital | Defined by module manufacturer |
| B23 | UART_C_TX | Digital | Asynchronous serial data output port C (O CMOS, VCC_OUT_IO, PU/PD: 1.8V) |
| C13 | UART_A_RTS | Digital | "Request to Send" handshake line for port A (O CMOS, VCC_OUT_IO, PU/PD: 1.8V) |
| C14 | UART_A_CTS | Digital | "Clear to Send" handshake line for port A (I CMOS, VCC_OUT_IO, PU/PD: 1.8V) |
| C15 | COM_AREA_15 | Digital | Main antenna test point |
| C16 | Vendor Defined | Digital | Defined by module manufacturer |
| C17 | COM_AREA_16 | Digital | Main antenna test point |
| C18 | TEST_GENERIC | Digital | General purpose for testing (I/O CMOS, VCC_OUT_IO, PU/PD: 1.8V, The TEST_GENERIC function should be specified by module vendor.) |
| C19 | COM_AREA_17 | Digital | Auxiliary antenna test point |
| C20 | SDIO_A_IOPWR | Power | SDIO A Voltage. It is used to provide the IO Voltage Level (PO, 1.8V or 3.3V, PU/PD: Minimum current: 100mA) |
| C21 | COM_AREA_18 | Digital | Auxiliary antenna test point |
| C22 | UART_D_RX | Digital | Asynchronous serial data input port D (I CMOS, VCC_OUT_IO, PU/PD: 1.8V) |
| C23 | UART_D_TX | Digital | Asynchronous serial data output port D (O CMOS, VCC_OUT_IO, PU/PD: 1.8V) |
| D13 | UART_B_TX | Digital | Asynchronous serial data output port B (O CMOS, VCC_OUT_IO, PU/PD: 1.8V) |
| D14 | UART_B_RX | Digital | Asynchronous serial data input port B (I CMOS, VCC_OUT_IO, PU/PD: 1.8V) |
| D15 | UART_B_RTS | Digital | "Request to Send" handshake line for port B (O CMOS, VCC_OUT_IO, PU/PD: 1.8V) |
| D16 | UART_B_CTS | Digital | "Clear to Send" handshake line for port B (I CMOS, VCC_OUT_IO, PU/PD: 1.8V) |
| D17 | GPIO_A_0 | Digital | General purpose I/O Contact A0 (I/O CMOS, VCC_OUT_IO, PU/PD: 1.8V) |
| D18 | GND | Ground | Module Signal and power return and GND reference (P) |
| D19 | GPIO_B_0 | Digital | General purpose I/O Contact B0 (I/O CMOS, VCC_OUT_IO, PU/PD: 1.8V) |
| D20 | SDIO_A_WP | Digital | SDIO A Write Protect. This signal denotes the state of the write- protect tab on SD cards. (I OD CMOS, 1.8V or 3.3V, PU/PD: PU 10k, Tie to GND on carrier, if not used) |
| D21 | SDIO_A_PWR_EN | Digital | SDIO A Power Enable. This signal is used to enable the power being supplied to a SD/MMC card device. (O CMOS, 1.8V or 3.3V) |
| D22 | UART_CON_RX | Digital | Asynchronous serial data input port console (I CMOS, VCC_OUT_IO, PU/PD: 1.8V) |
| D23 | UART_CON_TX | Digital | Asynchronous serial data output port console (O CMOS, VCC_OUT_IO, PU/PD: 1.8V) |
| E15 | GND | Ground | Module Signal and power return and GND reference (P) |
| E16 | ETH_A_(R)(G)MII_CRS | Digital | Carrier Sense port A (I CMOS, 1.8V/2.5V/3.3V) |
| E17 | GPIO_A_1 | Digital | General purpose I/O Contact A1 (I/O CMOS, VCC_OUT_IO, PU/PD: 1.8V) |
| E18 | PWM_0/ DISP_BL_PWM | Digital | Primary Display brightness control through pulse width modulation (O CMOS, 1.8V) |
| E19 | GPIO_B_1 | Digital | General purpose I/O Contact B1 (I/O CMOS, VCC_OUT_IO, PU/PD: 1.8V) |
| E20 | SDIO_A_CMD | Digital | SDIO A Command/Response. This signal is used for card initialization and for command transfers. During initialization mode this signal is open drain. During command transfer this signal is in push-pull mode. (I/O CMOS, 1.8V or 3.3V) |
| E21 | GND | Ground | Module Signal and power return and GND reference (P) |
| F15 | ETH_A_(R)(G)MII_COL | Digital | Collision detect (half speed only) port A (I CMOS, 1.8V/2.5V/3.3V) |
| F16 | GND | Ground | Module Signal and power return and GND reference (P) |
| F17 | GPIO_A_2 | Digital | General purpose I/O Contact A2 (I/O CMOS, VCC_OUT_IO, PU/PD: 1.8V) |
| F18 | PWM_1 | Digital | Pulse width modulation 1 (O CMOS, VCC_OUT_IO, PU/PD: 1.8V) |
| F19 | GPIO_B_2 | Digital | General purpose I/O Contact B2 (I/O CMOS, VCC_OUT_IO, PU/PD: 1.8V) |
| F20 | GND | Ground | Module Signal and power return and GND reference (P) |
| F21 | SDIO_A_CLK | Digital | SDIO A Clock. With each cycle of this signal a one-bit transfer on the command and each data line occurs. (O CMOS, 1.8V or 3.3V) |
| G15 | ETH_A_(S)(R)(G)MII_TXD1 | Digital | Transmit data bit 1 port A (O CMOS, 1.8V/2.5V/3.3V, PU/PD: _N when used as differential) |
| G16 | ETH_A_(S)(R)(G)MII_TXD3 | Digital | Transmit data bit 3 port A (O CMOS, 1.8V/2.5V/3.3V, PU/PD: _N when used as differential) |
| G17 | GPIO_A_3 | Digital | General purpose I/O Contact A3 (I/O CMOS, VCC_OUT_IO, PU/PD: 1.8V) |
| G18 | PWM_2 | Digital | Pulse width modulation 2 (O CMOS, VCC_OUT_IO, PU/PD: 1.8V) |
| G19 | GPIO_B_3 | Digital | General purpose I/O Contact B3 (I/O CMOS, VCC_OUT_IO, PU/PD: 1.8V) |
| G20 | SDIO_A_D0 | Digital | SDIO A Data lines. These signals operate in push-pull mode. (I/O CMOS, 1.8V or 3.3V) |
| G21 | SDIO_A_D1 | Digital | SDIO A Data lines. These signals operate in push-pull mode. (I/O CMOS, 1.8V or 3.3V) |
| H15 | ETH_A_(S)(R)(G)MII_TXD0 | Digital | Transmit data bit 0 (transmitted first) port A (O CMOS, 1.8V/2.5V/3.3V, PU/PD: _P when used as differential) |
| H16 | ETH_A_(S)(R)(G)MII_TXD2 | Digital | Transmit data bit 2 port A (O CMOS, 1.8V/2.5V/3.3V, PU/PD: _P when used as differential) |
| H17 | GPIO_A_4 | Digital | General purpose I/O Contact A4 (I/O CMOS, VCC_OUT_IO, PU/PD: 1.8V) |
| H18 | PWM_3 | Digital | Pulse width modulation 3 (O CMOS, VCC_OUT_IO, PU/PD: 1.8V) |
| H19 | GPIO_B_4 | Digital | General purpose I/O Contact B4 (I/O CMOS, VCC_OUT_IO, PU/PD: 1.8V) |
| H20 | SDIO_A_D2 | Digital | SDIO A Data lines. These signals operate in push-pull mode. (I/O CMOS, 1.8V or 3.3V) |
| H21 | SDIO_A_D3 | Digital | SDIO A Data lines. These signals operate in push-pull mode. (I/O CMOS, 1.8V or 3.3V) |
| J15 | ETH_A_(R)(G)MII_TX_CLK | Digital | Transmit clock port A (I/O CMOS, 1.8V/2.5V/3.3V) |
| J16 | GND | Ground | Module Signal and power return and GND reference (P) |
| J17 | GPIO_A_5 | Digital | General purpose I/O Contact A5 (I/O CMOS, VCC_OUT_IO, PU/PD: 1.8V) |
| J18 | PWM_4 | Digital | Pulse width modulation 4 (O CMOS, VCC_OUT_IO, PU/PD: 1.8V) |
| J19 | GPIO_B_5 | Digital | General purpose I/O Contact B5 (I/O CMOS, VCC_OUT_IO, PU/PD: 1.8V) |
| J20 | GND | Ground | Module Signal and power return and GND reference (P) |
| J21 | SDIO_A_CD# | Digital | SDIO A Card Detect. This signal indicates when a SDIO/MMC card is present. (I OD CMOS, 1.8V or 3.3V, PU/PD: PU 10k) |
| K15 | ETH_A_(S)(R)(G)MII_RXD0 | Digital | Receive data bit 0 (received first) port A (I CMOS, 1.8V/2.5V/3.3V, PU/PD: _P when used as differential) |
| K16 | ETH_A_(R)(G)MII_TX_EN(_ER) | Digital | Transmit enable (Error) port A (O CMOS, 1.8V/2.5V/3.3V) |
| K17 | GPIO_A_6/ SPI_A_CS1# | Digital | General purpose I/O Contact A6 (I/O CMOS, VCC_OUT_IO, PU/PD: 1.8V, Dual function: SPI_A_CS1#) |
| K18 | PWM_5 | Digital | Pulse width modulation 5 (O CMOS, VCC_OUT_IO, PU/PD: 1.8V) |
| K19 | GPIO_B_6 | Digital | General purpose I/O Contact B6 (I/O CMOS, VCC_OUT_IO, PU/PD: 1.8V) |
| K20 | SDIO_B_CLK | Digital | SDIO B Clock. With each cycle of this signal a one-bit transfer on the command and each data line occurs. (O CMOS, 1.8V or 3.3V) |
| K21 | SDIO_B_CMD | Digital | SDIO B Command/Response. This signal is used for card initialization and for command transfers. During initialization mode (I/O CMOS, 1.8V or 3.3V) |
| L15 | ETH_A_(S)(R)(G)MII_RXD1 | Digital | Receive data bit 1 port A (I CMOS, 1.8V/2.5V/3.3V, PU/PD: _N when used as differential) |
| L16 | ETH_A_(R)(G)MII_RX_ER | Digital | Receive error port A (I CMOS, 1.8V/2.5V/3.3V) |
| L17 | GPIO_A_7/ SPI_B_CS1# | Digital | General purpose I/O Contact A7 (I/O CMOS, VCC_OUT_IO, PU/PD: 1.8V, Dual function: SPI_B_CS1#) |
| L18 | GND | Ground | Module Signal and power return and GND reference (P) |
| L19 | GPIO_B_7 | Digital | General purpose I/O Contact B7 (I/O CMOS, VCC_OUT_IO, PU/PD: 1.8V) |
| L20 | SDIO_B_D0 | Digital | SDIO B Data lines. These signals operate in push-pull mode. (I/O CMOS, 1.8V or 3.3V) |
| L21 | SDIO_B_D1 | Digital | SDIO B Data lines. These signals operate in push-pull mode. (I/O CMOS, 1.8V or 3.3V) |
| M15 | ETH_A_(R)(G)MII_RX_DV(_ER) | Digital | Receive data valid port A (I CMOS, 1.8V/2.5V/3.3V) |
| M16 | GND | Ground | Module Signal and power return and GND reference (P) |
| M17 | ETH_IOPWR | Power | ETH voltage. It is used to provide the IO Voltage Level for all Ethernet interfaces. (PO, 1.8V/2.5V/3.3V, PU/PD: Minimum current: 100mA) |
| M18 | ADC_0 | Analog | Analog Digital Converter 0 (Analog, 0V – 1.8V) |
| M19 | VCC_2_TEST | Power | Module power voltage testpoint (PO) |
| M20 | GND | Ground | Module Signal and power return and GND reference (P) |
| M21 | SDIO_B_D2 | Digital | SDIO B Data lines. These signals operate in push-pull mode. (I/O CMOS, 1.8V or 3.3V) |
| N15 | ETH_A_(R)(G)MII_RXD2 | Digital | Receive data bit 2 port A (I CMOS, 1.8V/2.5V/3.3V) |
| N16 | ETH_A_SDP | Digital | Ethernet port A System Defined Contact (I/O CMOS, 1.8V/2.5V/3.3V) |
| N17 | JTAG_TCK(SWCLK) | Digital | Test Clock (I CMOS, VCC_OUT_IO, PU/PD: 1.8V) |
| N18 | ADC_1 | Analog | Analog Digital Converter 1 (Analog, 0V – 1.8V) |
| N19 | JTAG_TMS(SWDIO) | Digital | Test Mode Select (I CMOS, VCC_OUT_IO, PU/PD: 1.8V) |
| N20 | SDIO_B_D3 | Digital | SDIO B Data lines. These signals operate in push-pull mode. (I/O CMOS, 1.8V or 3.3V) |
| N21 | SDIO_B_D4 | Digital | SDIO B Data lines. These signals operate in push-pull mode. (I/O CMOS, 1.8V or 3.3V) |
| P15 | ETH_A_(R)(G)MII_RXD3 | Digital | Receive data bit 3 port A (I CMOS, 1.8V/2.5V/3.3V) |
| P16 | Vendor Defined | Digital | Defined by module manufacturer |
| P17 | JTAG_TDI | Digital | Test Data Input (I CMOS, VCC_OUT_IO, PU/PD: 1.8V) |
| P18 | GND | Ground | Module Signal and power return and GND reference (P) |
| P19 | JTAG_RTCK | Digital | Returned Test Clock (O CMOS, VCC_OUT_IO, PU/PD: 1.8V) |
| P20 | SDIO_B_D5 | Digital | SDIO B Data lines. These signals operate in push-pull mode. (I/O CMOS, 1.8V or 3.3V) |
| P21 | SDIO_B_D6 | Digital | SDIO B Data lines. These signals operate in push-pull mode. (I/O CMOS, 1.8V or 3.3V) |
| R15 | ETH_A_(R)(G)MII_RX_CLK | Digital | Receive clock port A (I/O CMOS, 1.8V/2.5V/3.3V) |
| R16 | GND | Ground | Module Signal and power return and GND reference (P) |
| R17 | JTAG_TDO(SWO) | Digital | Test Data Output (O CMOS, VCC_OUT_IO, PU/PD: 1.8V) |
| R18 | BOOT_SEL1# | Digital | I OD CMOS (1.8V, PU 10k, PU/PD: The boot medium is the choice of the module vendor.) |
| R19 | JTAG_nTRST | Digital | Test Reset, Active Low (I CMOS, VCC_OUT_IO, PU/PD: 1.8V) |
| R20 | GND | Ground | Module Signal and power return and GND reference (P) |
| R21 | SDIO_B_D7 | Digital | SDIO B Data lines. These signals operate in push-pull mode. (I/O CMOS, 1.8V or 3.3V) |
| T15 | ETH_MDIO | Digital | Management bus data signal for Ethernet (I/O CMOS, 1.8V/2.5V/3.3V, PU/PD: Can be used for all ETH ports or for A exclusively) |
| T16 | ETH_MDC | Digital | Management bus clock signal for Ethernet (O CMOS, 1.8V/2.5V/3.3V, PU/PD: Can be used for all ETH ports or for A exclusively) |
| T17 | FORCE_RECOVERY# | Digital | If low on carrier board module enters recovery mode. (I OD CMOS, 1.8V, PU/PD: PU 10k, The recovery mode should be specified by module vendor.) |
| T18 | I2S_B_LRCLK | Digital | I2S Left & Right synchronization clock (I/O CMOS, VCC_OUT_IO, PU/PD: 1.8V, Module Output if CPU acts in Master Mode Module Input if CPU acts in Slave Mode) |
| T19 | I2S_B_BITCLK | Digital | I2S Digital audio clock (I/O CMOS, VCC_OUT_IO, PU/PD: 1.8V, Module Output if CPU acts in Master Mode Module Input if CPU acts in Slave Mode) |
| T20 | SDIO_B_IOPWR | Power | SDIO B Voltage. It is used to provide the IO Voltage Level (PO, 1.8V or 3.3V, PU/PD: Minimum current: 100mA) |
| T21 | SDIO_B_CD# | Digital | SDIO B Card Detect. This signal indicates when a SDIO/MMC card is present. (I OD CMOS, 1.8V or 3.3V, PU/PD: PU 10k) |
| U15 | SPI_A_SDI_(IO1) | Digital | SPI_A_SDI_(IO1) |
| U16 | SPI_A_SCK | Digital | SPI A Serial Data Clock (O CMOS, VCC_OUT_IO, PU/PD: 1.8V) |
| U17 | RESET_IN# | Digital | Reset input from Carrier board. Carrier drives low to force a Module reset, floats the line otherwise. (I OD CMOS, 1.8V, PU/PD: PU 10K) |
| U18 | VCC_OUT_IO | Power | Provides IO voltage level for several interfaces to connect (PO, 1.8V/3.3V, PU/PD: 1.8V/3.3V on size 0, 1.8V on all other sizes – minimum current: 100 mA) |
| U19 | BOOT_SEL0# | Digital | I OD CMOS (1.8V, PU 10k, PU/PD: The boot medium is the choice of the module vendor.) |
| U20 | SDIO_B_WP | Digital | SDIO B Write Protect. This signal denotes the state of the write- protect tab on SD cards. (I OD CMOS, 1.8V or 3.3V, PU/PD: PU 10k, Tie to GND on carrier, if not used) |
| U21 | SDIO_B_PWR_EN | Digital | SDIO B Power Enable. This signal is used to enable the power being supplied to a SD/MMC card device. (O CMOS, 1.8V or 3.3V) |
| V15 | SPI_A_SDO_(IO0) | Digital | SPI_A_SDO_(IO0) |
| V16 | GND | Ground | Module Signal and power return and GND reference (P) |
| V17 | CARRIER_PWR_EN | Digital | Carrier board circuits should not be powered up until the module asserts the CARRIER_PWR_EN signal (O CMOS, 1.8V) |
| V18 | I2S_MCLK | Digital | Master clock output to I2S codec(s) (I/O CMOS, VCC_OUT_IO, PU/PD: 1.8V) |
| V19 | I2S_B_DATA_IN | Digital | I2S B Digital audio Input (I/O CMOS, VCC_OUT_IO, PU/PD: 1.8V) |
| V20 | GND | Ground | Module Signal and power return and GND reference (P) |
| V21 | I2S_A_DATA_IN | Digital | I2S A Digital audio Input (I/O CMOS, VCC_OUT_IO, PU/PD: 1.8V) |
| W15 | SPI_A_HOLD_(IO3) | Digital | SPI_A_HOLD_(IO3) |
| W16 | SPI_A_WP_(IO2) | Digital | SPI_A_WP_(IO2) |
| W17 | RTC_PWR | Power | Low current RTC circuit backup power – 3.0V nominal. May be sourced from a Carrier based Lithium cell or Super Cap. (P, If RTC is implemented, Module Vendor should ensure proper function of RTC during active main supply if this pin is not used) |
| W18 | I2S_A_LRCLK | Digital | I2S Left & Right synchronization clock (I/O CMOS, VCC_OUT_IO, PU/PD: 1.8V, Module Output if CPU acts in Master Mode Module Input if CPU acts in Slave Mode) |
| W19 | I2S_B_DATA_OUT | Digital | I2S B Digital audio Output (I/O CMOS, VCC_OUT_IO, PU/PD: 1.8V) |
| W20 | I2S_A_BITCLK | Digital | I2S Digital audio clock (I/O CMOS, VCC_OUT_IO, PU/PD: 1.8V, Module Output if CPU acts in Master Mode Module Input if CPU acts in Slave Mode) |
| W21 | I2S_A_DATA_OUT | Digital | I2S A Digital audio Output (I/O CMOS, VCC_OUT_IO, PU/PD: 1.8V) |
| Y13 | CARRIER_STBY# | Digital | The Module shall drive this signal low when the system is in a standby power state (O CMOS, 1.8V, PU/PD: Optional) |
| Y14 | RESET_OUT# | Digital | Reset output from CPU to reset peripherals on Carrier. (O CMOS, 1.8V) |
| Y15 | SPI_A_CS0# | Digital | SPI A Master Chip Select 0 (O CMOS, VCC_OUT_IO, PU/PD: 1.8V) |
| Y16 | VCC_3_TEST | Power | Module power voltage testpoint (PO) |
| Y17 | VCC_IN_5V | Power | Module power input voltage of 5V – Primary voltage rail for size S, M and L modules (P, Tolerance: 5V +-5%) |
| Y18 | GND | Ground | Module Signal and power return and GND reference (P) |
| Y19 | VCC_IN_3V3 | Power | Module power input voltage of 3.3V – Primary voltage rail for 0 size modules (P, Tolerance: 3.3V +- 5%) |
| Y20 | VCC_4_TEST | Power | Module power voltage testpoint (PO) |
| Y21 | SPI_B_SCK | Digital | SPI B Serial Data Clock (O CMOS, VCC_OUT_IO, PU/PD: 1.8V) |
| Y22 | SPI_B_SDI | Digital | SPI B Serial Data Input (I CMOS, VCC_OUT_IO, PU/PD: 1.8V) |
| Y23 | SPI_B_SDO | Digital | SPI B Serial Data Output (O CMOS, VCC_OUT_IO, PU/PD: 1.8V) |
| AA13 | RESERVED | NC | Reserved for future use (NC) |
| AA14 | GND | Ground | Module Signal and power return and GND reference (P) |
| AA15 | I2C_A_SCL | Digital | I2C Port A Clock Signal (I/O OD CMOS, VCC_OUT_IO, PU/PD: 1.8V, PU 2k2) |
| AA16 | I2C_A_SDA | Digital | I2C Port A Data Signal (I/O OD CMOS, VCC_OUT_IO, PU/PD: 1.8V, PU 2k2) |
| AA17 | GND | Ground | Module Signal and power return and GND reference (P) |
| AA18 | V_BAT | Power | Module power input battery voltage (P) |
| AA19 | GND | Ground | Module Signal and power return and GND reference (P) |
| AA20 | I2C_B_SCL | Digital | I2C Port B Clock Signal (I/O OD CMOS, VCC_OUT_IO, PU/PD: 1.8V, PU 2k2) |
| AA21 | I2C_B_SDA | Digital | I2C Port B Data Signal (I/O OD CMOS, VCC_OUT_IO, PU/PD: 1.8V, PU 2k2) |
| AA22 | GND | Ground | Module Signal and power return and GND reference (P) |
| AA23 | SPI_B_CS0# | Digital | SPI B Master Chip Select 0 (O CMOS, VCC_OUT_IO, PU/PD: 1.8V) |
| AB13 | USB_A_D_N | Digital | USB differential data pairs for port A (I/O USB, USB) |
| AB14 | USB_A_ID | Digital | Input Contact to announce OTG device insertion on USB 2.0 port (I OD CMOS, 1.8V, PU/PD: PU 10k) |
| AB15 | GND | Ground | Module Signal and power return and GND reference (P) |
| AB16 | USB_A_VBUS | Digital | USB port 0 port power detection (I USB VBUS 5V, USB VBUS 5V) |
| AB17 | CAN_A_RX | Digital | CAN port A Receive input (I CMOS, VCC_OUT_IO, PU/PD: 1.8V) |
| AB18 | V_BAT | Power | Module power input battery voltage (P) |
| AB19 | CAN_B_RX | Digital | CAN port B Receive input (I CMOS, VCC_OUT_IO, PU/PD: 1.8V) |
| AB20 | USB_B_VBUS | Digital | USB port 0 port power detection (I USB VBUS 5V, USB VBUS 5V) |
| AB21 | GND | Ground | Module Signal and power return and GND reference (P) |
| AB22 | USB_B_ID | Digital | Input Contact to announce OTG device insertion on USB 2.0 port (I OD CMOS, 1.8V, PU/PD: PU 10k) |
| AB23 | USB_B_D_N | Digital | USB differential data pairs for port B (I/O USB, USB) |
| AC14 | USB_A_D_P | Digital | USB differential data pairs for port A (I/O USB, USB) |
| AC15 | USB_A_OC# | Digital | USB over-current for port A (I OD CMOS, 1.8V, PU/PD: PU 10k) |
| AC16 | USB_A_EN | Digital | Power enable for USB VBUS voltage (O CMOS, 1.8V) |
| AC17 | CAN_A_TX | Digital | CAN port A Transmit output (O CMOS, VCC_OUT_IO, PU/PD: 1.8V) |
| AC18 | DEBUG_EN | Digital | Enables JTAG function (I CMOS, VCC_OUT_IO, PU/PD: 1.8V) |
| AC19 | CAN_B_TX | Digital | CAN port B Transmit output (O CMOS, VCC_OUT_IO, PU/PD: 1.8V) |
| AC20 | USB_B_EN | Digital | Power enable for USB VBUS voltage (O CMOS, 1.8V) |
| AC21 | USB_B_OC# | Digital | USB over-current for port B (I OD CMOS, 1.8V, PU/PD: PU 10k) |
| AC22 | USB_B_D_P | Digital | USB differential data pairs for port B (I/O USB, USB) |